In this study, we investigate direct current (DC)/alternating current (AC) characteristic variability induced by work function fluctuation (WKF) with respect to different nanosized metal grains and the variation of aspect ratios (ARs) of channel cross-sections on a 10 nm gate gate-all-around (GAA) nanowire (NW) metal-oxide-semiconductor field-effect transistor (MOSFET) device. The associated timing and power fluctuations of the GAA NW complementary metal-oxide-semiconductor (CMOS) circuits are further estimated and analyzed simultaneously. The experimentally validated device and circuit simulation running on a parallel computing system are intensively performed while considering the effects of WKF and various ARs to access the device's nominal and fluctuated characteristics. To provide the best accuracy of simulation, we herein calibrate the simulation results and experimental data by adjusting the fitting parameters of the mobility model. Transfer characteristics, dynamic timing, and power consumption of the tested circuit are calculated using a mixed device-circuit simulation technique. The timing fluctuation mainly follows the trend of the variation of threshold voltage. The fluctuation terms of power consumption comprising static, short-circuit, and dynamic powers are governed by the trend that the larger the grain size, the larger the fluctuation.
Introduction
The dimension of effective devices has shrunk to a sub-22 nanometer scale, and due to this, we are facing even more serious characteristic variability problems [1] [2] [3] [4] [5] [6] [7] . High-κ/metal gate (HKMG) technology has been recognized as a solution to solve intrinsic fluctuation, but the crystal orientation of nanosized metal grain is uncontrollable during the growth step under high temperatures [8, 9] . Values of uncertain orientation-dependent work functions (WKs) of gate material causes WK fluctuation (WKF). Many studies have surveyed WKF for different devices [3, [10] [11] [12] [13] [14] [15] [16] , and some have further discussed the distribution of metal grains on planar metal-oxide-semiconductor field-effect transistors (MOSFETs) [17, 18] . However, seldom do these studies put emphasis on gate-all-around (GAA) nanowire (NW) MOSFET devices. As a result, in this study, we will focus on estimating the impact of
Statistical LWKF and AR Simulation Techniques
In this work, we extended the statistical device simulation technique [3, 31] to analyze WKF and different ARs of GAA NW CMOS circuits. Figure 1a shows the device setting parameters, the device characteristics, and the achieved nominal values of the short-channel effect (SCE) of the studied N-/P-type devices. To conduct the simulation and to estimate the impacts of WKF, we used the LWKF method for statistical device simulation, which is illustrated in Figure 1b -e in detail. We used TiN as the metal gate material, which includes two different orientations: <200> and <111> with the associated 60% and 40% probabilities. The related parameters are shown in Figure 1b . To calibrate the magnitude of threshold voltage (V th ) to 280 mV, we used the WK-tuning techniques in which the metal gate is doped by hydrogen plasma/fluorine ion implantation, as this was found by K. Han et al. [32, 33] to achieve different WK values. Thus, the corresponding WKs are 4.6 and 4.84 eV and 4.4 and 4.64 eV, respectively, for the N-/P-type devices. First, to carry out the WKF simulation, we partitioned the TiN metal gate of the GAA NW MOSFET devices into many sub-regions according to grain size. Second, Figure 1c shows a histogram plot of the number of high WKs, which were generated according to Gaussian distribution. Then, the high and low WKs were randomly assigned and mapped onto the sub-region of the gate region of device, as shown in Figure 1d . Finally, we acquired the statistically generated surface for WKF simulation. For the N-/P-type devices, 200 cases were generated and simulated, as shown in Figure 1d , where the regions of light color and dark color represent the low and high WKs, respectively. Figure 1e is a flow chart of the LWKF simulation. The illustration and definition of different AR devices are given in Figure 1f . The device channel has major axis "a" and minor axis "b" of different lengths of channel radius. The AR is defined as the ratio of the length of the major axis to that of the minor axis, which equals "a/b". The length of the minor axis of the ellipse-shaped channel is fixed at 5 nm, and the major axis varies with an AR of 0.5, 1, and 2, respectively, in our simulation setting. To discuss and analyze the variations that experience both WKF and variation of AR, we used a new extension of the LWKF method for the explored device with respect to different ARs [18, 20] that can be implemented in device simulation. We utilized the CMOS inverter circuit consisting of N-and P-type GAA NW MOSFETs as the tested circuit to explore the timing and power fluctuations induced by WKF and the effect of AR. The schematic plot of the GAA NW CMOS inverter circuit is shown in Figure 1g . The logic input signals of the N-and P-type GAA NW MOSFETs were "1" to "0" and "0" to "1". The transition time, including rising delay time, as well as the falling delay time and the hold time of the input signal were 2, 2, and 30 ps, respectively. To estimate and capture the influence of WKF on the circuit characteristics of the explored GAA NW CMOS inverter, a coupled device-circuit simulation approach was employed, as shown in Figure 1h . This was used because a well-established equivalent circuit model of GAA NW CMOS devices is still unavailable. At first, an initial guess for device bias was assumed, and the device characteristics in the test circuit were estimated by solving the device transport equations. The obtained result was the initial guess for the coupled device-circuit simulation. Then, based on Kirchhoff's current law, the nodal equations of the tested circuits were formulated. Because the device equations were solved in the coupled device-circuit simulation, the effects of WKF on the device and the CMOS inverter circuit characteristics were thus properly captured. The coupled simulation was solved iteratively until the solution converged in each time step and bias condition.
To validate our simulation, we examined the band profile along the channel by solving 3D quantum mechanical transport and non-equilibrium Green's function models. Then, we calibrated the simulation result with measurement data of the fabricated sample [34, 35] . For both the N-and P-type devices, the I D -V G characteristics of the simulated device at V D = 1/−1 V were experimentally calibrated to the measured data by fitting the mobility model parameters [18, 20, 34, 35] . Because the I D -V G characteristics are well-fitted between the fabrication and the simulation, this further ensures the accuracy of our statistical device and circuit simulation. Figure 2 shows the standard deviation (σ) of threshold voltage, drain-induced barrier lowering (DIBL), and gate capacitance (C G ) versus AR with respect to different grain sizes of N-and P-type GAA NW MOSFETs. As the grain size reduced from 4 × 5 to 1 × 1 nm 2 and the AR induced from 0.5 to 2, σV th reduced, as shown in Figure 2a ,b. For a fixed channel area with a different grain size, if the grain size is large, the same gate area may contain only a few grains, so the effective WKF will be governed by high or low WKs and further lead to higher or lower V th , causing relatively larger variation. Under the condition of the same grain size, the device with the larger AR has smaller fluctuation, because the grain size is relatively small. As shown in Figure 2c ,d, the case of AR = 0.5 had the highest deviation, indicating that the device with the critical dimension is more sensitive to variation in the process. According to the definition of DIBL, the magnitude of σDIBL in Figure 2c ,d had a similar trend to σV th , as shown in Figure 2a ,b, due to the dependency on V th . Figure 2e ,f shows the bar charts of σC G with three different ARs and three different grain sizes. The devices with a larger AR had a larger surface area, so the value of C G with a larger AR was larger than that of the smaller AR. However, under the condition of the same grain size, the larger AR had the smaller fluctuation. This is because the area of AR = 2 was larger, and the grain size was relatively small. Thus, the magnitude of σC G of larger AR devices was smaller. Notably, the aspect ratio was given from a fixed axis, so it would also be helpful to interpret the result versus the device dimension using the plot of a Pelgrom model. Although we have Figure 1 . (a) The device's parameters and the nominal short-channel effect (SCE) values of the N-/P-type devices. We used TiN, which is a stable compound with a NaCl (sodium chloride) structure as the metal gate. According to the properties of the metal material, TiN has two different orientations: <200> and <111>, with 60% and 40% generated probabilities [19, 21, 22] We used TiN, which is a stable compound with a NaCl (sodium chloride) structure as the metal gate. According to the properties of the metal material, TiN has two different orientations: <200> and <111>, with 60% and 40% generated probabilities [19, 21, 22] Figure 3 shows the effects of a random number and random position of high WK grains on the threshold voltage: threshold voltage increases when the number of high WK grains increases. Notably, the charge distribution is strongly governed by different WKs locally. By using the LWKF method, we determined the random location effect and found that most of the high WK grains are near source (S) side or drain (D) side. Figure 3a ,b shows the distributions of Case A and Case B with the highest and lowest V th in the group of the same number of high WKs, respectively. The green color represents low WKs, and the white color indicates high WKs. Figure 3a' ,b' shows the corresponding conduction band energy distributions in the off-state. Because the grain pattern of Case A has a larger proportion of high WKs near the source side compared with Case B, in order to explore the difference, we illustrate the one-dimensional (1D) conduction band energy profile of the device channel center in Figure 3c . Figure 3d is a zoom-in plot and the black solid line and the red dashed line represent Case A and Case B, respectively. The barrier of Case A is 35 meV higher than that of Case B. Thus, the case with the higher barrier needs a higher voltage to lower the high barrier and make the electrons easier to pass through, leading to higher V th .
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The total power (Ptotal) is composed of static power (Pstat), short-circuit power (Psc), and dynamic power (Pdyn). The definitions of these power components are as follows: With the increasing number of high WKs, the high-to-low delay time has become higher, and thus, the low-to-high delay time has become lower.
The total power (P total ) is composed of static power (P stat ), short-circuit power (P sc ), and dynamic power (P dyn ). The definitions of these power components are as follows:
(1)
P total = P stat + P sc + P dyn (4) where I leakage is the leakage current that flows between the power rails when operating at static state. f 0→1 is the clock rate. I sc is the short-circuit current, which is observed when both the N-and P-type devices are turned on simultaneously, resulting in a DC path between the power rails. T is the switching period. P stat will consume as long as the V DD is opened, regardless of the switching activity between input and output. P sc is determined by I sc and the time of existence of the DC path between the power rails. P dyn is determined by the load capacitance (C load ). Figure 7a ,b shows the bar chart of power consumptions of different grain sizes. In Figure 7a , it can be observed that the average values of P sc and P dyn were the dominating roles in power dissipation. As shown in Figure 7b , all the power consumption terms followed the trend that the larger the grain size, the larger the fluctuation. For P dyn , the device with grain size equal to 4 × 5 nm 2 displayed larger P dyn owing to its larger C load compared with the others. The device with grain size equal to 1 × 1 nm 2 had smaller P stat than the devices with the other two grain sizes, because I leakage of 1 × 1 nm 2 was the smallest of the grain sizes. Additionally, Figure 7b shows that the magnitude of the variance of P stat was the largest among all power consumption terms. However, its contribution to P total was marginal. As a result, P total was mainly affected by P sc and P dyn . Figure 7c shows the average power dissipation affected by the WKF of different ARs. The average values of P sc and P dyn were also much larger than that of P stat . Therefore, for all AR devices, P sc and P dyn were the dominating factors in P total . In addition, I sc in the case of AR = 2 was the largest in Figure 7d , and this shows that devices with AR = 2 had the largest P sc .
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Conclusions
In this work, DC/AC characteristic fluctuation of GAA NW MOSFETs and variation of the dynamic property of a CMOS circuit induced by WKF and ARs of channel cross-sections were investigated using an experimentally calibrated 3D device and circuit simulation running on a parallel computing system. The V th diminished with a decrease in grain size for both the N-and P-type devices. DIBL followed the trend of V th due to the dependency on the V th of DIBL. The standard deviation of C G with large grain size also had greater fluctuated value. We conclude that for both DC and AC characteristics, the smaller the grain size, the lower the fluctuation. The threshold voltage increases when the number of high WK grains increases. For devices with the same number of WKs, the device with a larger proportion of high WKs near the source side will achieve to a higher threshold voltage. In addition, under the condition of same metal grain size, the larger AR device has a less severe impact from WKF than a smaller AR device, because it has a large effective gate area and the grain size is relatively small. Hence, larger AR devices will average the effect of random metal grain fluctuation and thereby reduce the degradation of WKF. For the variation of the dynamic property of the explored CMOS circuit, the delay time and NM fluctuations follow the trend of V th -that a larger variation is caused by a larger grain size. For t f and t r , the larger driving capability of the N-type device is the reason t f is smaller than tr. NML is positively related to the number of high WKs, while NMH is negatively related to it. In power dissipation, both P sc and P dyn are the most significant fluctuation sources. 
